Abstract-In short-range optical networks, channel errors occur due to energy losses. Upon transmission, they mostly manifest themselves as spotty byte asymmetric errors. In this letter, we present a class of codes that can correct these errors. The presented codes use integer and lookup table operations, which make them suitable for software implementation. In addition, if needed, the proposed codes can be interleaved without delay and without using any additional hardware.
I. INTRODUCTION

I
N WIRELESS networks it is impossible to predict the polarity of channel errors. Also, due to the presence of EMI/RFI, it is hard to draw any general conclusion regarding the error behavior: in some case random errors dominate, while in other cases burst errors are the rule rather than the exception. In optical networks without optical amplifiers (e.g. local and access networks) the situation is quite different. First, in these networks the number of received photons never exceeds the number of transmitted ones. Hence, upon transmission only 1 → 0 transitions can occur [1] . Second, due to immunity to EMI/RFI, channel errors affect only small number of bits. This phenomenon was first reported in [2] , and then confirmed by many other experiments [3] , [4] . In all these studies it was shown that 96.9% to 99.9% of all errors are t-bit errors (t ≤ 3) confined to one or two adjacent bytes.
Despite these facts, the codes correcting asymmetric errors (1 → 0 errors) are mainly designed for use in non-networked environments (see [5] , [6] and references therein). A notable exception are Bose-Al-Bassam codes [7] that can correct all asymmetric errors confined to a b-bit byte. This capability is achieved by using two checksums: one, which is obtained by XORing all data bytes, and other, which incorporates the information about the number of 1's within each data byte. Although this solution resembles the Fletcher's algorithm [8] , it includes operations at the bit level. Hence, it cannot be efficiently implemented on general purpose hardware. On the other hand, in local and access networks this type of implementation is highly preferred, since the network nodes (PCs, servers, routers, switches, OLU/OTN units, etc.) already possess high computing power [9] , [10] .
Motivated by this, in this letter we present a new class of integer codes. The most attractive feature of these codes is the ability to encode/decode using 3k operations per codeword, where k denotes the number of data bytes. Besides this, the proposed codes use simple method to correct spotty byte asymmetric errors. In essence, it is about search-and-compare strategy, where the non-zero syndrome is compared with table entries. As will be seen, this solution is similar to routing [9] , and thus highly suitable for software implementation.
II. CODES CONSTRUCTION
A. Encoding and Decoding Procedures
Let Z 2 b −1 = {0, 1, . . . , 2 b − 2} be the ring of integers modulo 2 b -1, and let us suppose that the data are divided into k b-bit bytes (Fig. 1 ). In addition, let C i and C k+1 be integers such that C i ∈ Z 2 b −1 \ {0, 1} and C k+1 = −1.
As in [11] , the check-byte C B is computed using
At the receiver, the decoder will perform the same calculation
after which the syndrome S will be formed
Obviously, when S = 0, the codeword is corrupted by noise.
B. Necessary and Sufficient Conditions Definition 1: An error is called a spotty byte asymmetric error or t/b asymmetric error if t or fewer bits within a b-bit byte are in a 1
→ 0 error, where 1 ≤ t < b. Definition 2: Let e m = {2 x 1 + · · · + 2 x m } be a positive integer, where 0 ≤ x 1 < · · · < x m < b and 1 ≤ m ≤ t.
Then, the set of syndromes corresponding to t/b asymmetric errors is defined as
With these definitions we can prove the following theorem.
Theorem 1: The codes defined by (1)-(4) can correct all t/b asymmetric errors if and only if there exist k mutually different coefficients
where |ε| denotes the cardinality of ε.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Proof: From (4) it is clear that the set ε can be expressed as
Obviously, if the coefficients C i are chosen in such a way that each one multiplied (modulo 2 b − 1) by each e m yields a different result it is clear that
In that case, the set ε will have
In order to illustrate the applicability of Theorem 1, we show results of a computer-search for some codes with parameters t ≤ 3 (Tables 1 and 2 ). 
C. Error Control Procedure
As mentioned, the key idea behind the proposed codes is to exploit high computing power of the network nodes. Such an approach drastically reduces implementation costs, since it does not require a dedicated hardware (the encoding/decoding circuits) as in the case of classical codes. Given this, let us suppose that the encoder and decoder are multicore processors (MPs) [9] , [10] . In addition, let us assume that the decoder uses a lookup table (LUT 2 ) size of |ε| × [2 · b + log 2 (k + 1) ] bits. Unlike the LUT 1 , which stores the coefficients C i , this table is generated using (4). Its aim is to describe the relationship between the nonzero syndrome (element of the set ε), error location (i ) and error vector (e) (Fig. 2) .
Bearing this in mind, it is easy to see that the main task of the decoder is to find the entry where the first b bits match that of the syndrome S. For that purpose, the decoder must perform a series of table lookups (similar to routing [9] ). In the end, after n TL table lookups, the decoder will declare failure (S / ∈ ε) or execute one of the following operations (S ∈ ε):
• for t/b asymmetric errors within the i-th data byte
• for t/b asymmetric errors within the check-byte
Although the procedure described above is very simple, it is clear that its efficiency depends on the number of table lookups. For this reason it is very important that the elements of ε are sorted in increasing order. In that case it is possible to use binary search algorithm, which requires n TL table lookups (1 ≤ n TL ≤ log 2 |ε| + 2) [12] . and check whether the value S = 219 belongs to the set ε (Table 3 ). After completing this task, it will perform error correction by using:
Case 2: Let us assume that during data transmission an error on the 11 th bit has occurred (Ĉ W = 10010011 00000111). Similar to the previous case, after calculating
the decoder will conclude that the value S = 32 indicates an error within the check-byte (Table 3) . On the basis of this information, it will perform the error correcting by using 
III. INTERLEAVING AND IMPLEMENTATION STRATEGY A. Interleaving
One of the most important features of the proposed codes is that they can be interleaved without delay. In order to illustrate how this can be done, suppose that we need to transmit 2 · k b-bit bytes. In that case, instead of one, we will have two check-bytes. These check-bytes will be calculated as follows:
At the receiver, the decoder will perform identical operations
after which two syndromes will be formed
If we compare (1)- (3) and (7)- (12) we can conclude that the same encoder/decoder can be used for both noninterleaved and interleaved codes. Namely, in the case of non-interleaved codes there is only one check-byte. For its generation, the encoder/decoder sequentially uses the coefficients C 1 , C 2 , . . . , C k . In the case of interleaved codes we have two check-bytes. From (7)- (10) we see that the values of these check-bytes are always updated alternately. This, obviously, corresponds to the situation in which the encoder/decoder sequentially uses the coefficients
Hence, there is no delay during the encoding/decoding process.
B. Implementation Strategy
From the above it is clear that the en/decoder uses integer and LUT operations. Since these operations are supported by all processors, it is interesting to discuss how the proposed codes can be implemented on 8-core processors (EPs) (Fig. 3) .
First of all, recall that each processing core has at least one integer unit and two private caches: L1 and L2. The L1 has a small size (up to 64 KB) and very low access latency (1-5 clock cycles) [10] . The L2, on the other hand, is somewhat slower (8-15 clock cycles), but much larger (up to 512 KB) [10] . Finally, all cores have access to the shared L3 cache. This cache has the highest access latency (25-50 clock cycles), and largest storage capacity (up to 32 MB) [10] . Now, let us go back to the encoding, decoding and error control procedures. They can be briefly described as follows:
• Encoding procedure
Step 1. Read the C i 's from a LUT 1 and compute the C B according to (1) .
• Decoding procedure
Step 1. Read the C i 's from a LUT 1 and compute the CB according to (2) .
Step 2. Calculate the syndrome S with (3).
• Error control procedure
Step 1. If S = 0, the codeword is error-free.
Step 2. If S = 0, perform a binary search of a LUT 2 to find the error vector (e) and error location (i ).
Step 3. If S ∈ ε, execute (5) or (6) . Else, declare a failure. To implement these procedures, both LUTs must be placed in appropriate caches. In the case of a LUT 1 , the memory requirements are less than 1 KB (Table 4) . Hence, this table should be placed into the L1 cache. As far as LUT 2 is concerned, we need to allocate up to 3.17 MB of memory (Table 4 ). This means that we do not have any other option, but to store this table in the L2/L3 cache.
IV. COMPARISON WITH THE BEST S b AEC CODES From [2] - [4] it is easy to conclude that codes with the parameter t = 3 provide nearly the same level of reliability as the single b-bit byte asymmetric error correcting (S b AEC) codes. For that reason we will compare our codes with the best S b AEC codes [7] . First, let us focus on the parameters of both codes. According to [7] , the S b AEC codes use b + log 2 (k) check bits. This means that the S 16 AEC codes require up to 23 check-bits to protect data words of length K ≤ 2048 bits. On the other hand, we know that the proposed codes always have b check-bits. In addition, from Table 2 it is clear that data words of length K ≥ 1024 bits can be protected only by using the codes with 32 check-bits.
From a practical point of view, however, this limitation is insignificant. Namely, during the software implementation the larger value of b is more preferable, since modern EPs operate in 64-bit mode. If we look at this from the perspective of the proposed codes, the benefit is clear: one processing core must perform 3k operations (Table 5) (k table lookups , k integer multiplications, k − 1 integer additions and one modulo reduction) per codeword. On the other hand, from [7] we know that each S b AEC code consists of two check-bytes: the parity byte (PB) and the arithmetic residue check (ARC) byte. These bytes are calculated as
where ⊕ indicates the EXOR operation,Ṅ i the number of 1's in transmitted/received byteḂ i , while p represents the smallest prime such that ( p −1)/2 ≥ k. Since (13) and (14) are mutually independent, it is clear that "odd" processing cores must perform k ·(b +1) operations (k ·(b −1) binary additions, k integer multiplications, k − 1 integer additions and one modulo reduction) per codeword. As far as error control procedure is concerned, the S b AEC codes also use LUTs. However, in this case a LUT is used to store multiplicative inverses ofṄ i with respect to modulo p. V. CONCLUSION In this letter we presented a class of integer codes capable of correcting spotty byte asymmetric errors. We have shown that the encoding/decoding procedures for these codes are very simple, whereas the error control algorithm resembles the routing process. Thanks to these features, the presented codes have a potential to be practically applied, especially in optical networks covering small areas.
